CPU Core Staff DFT Engineer

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward.

Join us and, together, we’ll advance your career. THE ROLE:   As a member of the Cores DFT Team, the successful candidate will own the ATPG/DFT responsibilities for the next generation of AMD high-performance cores. THE PERSON:     Our work is a key contributor to delivering a high-quality design and can improve AMD’s operating expenses in the millions. As a senior member of the DFT team, you will work closely with the architecture, IP design, Physical Design teams, and Product engineering teams  to achieve first pass silicon success.

KEY RESPONSIBILITIES:     Experience with DFT tools, ATPG (Stuck-At, At-Speed, Path-Delay) and scan compression Debug of low coverage, DRC violation fixes and coming upo with efficient and effective solutions for these issues Proficient in logic design using Verilog Debugging complex test pattern issues and simulation failures Support of Silicon bring up activities Participating in post-silicon debug Comfortable in Linux environment and writing/using scripting languages such as Perl, TCL, etc.

Knowledge about industrial standards and practices in DFT, including ATPG, JTAG, MBIST and trade-offs between test quality and test time Excellent presentation and inter-communication skills Bachelor's in Electrical Engineering/Computer Engineering PREFERRED EXPERIENCE:     Hands-on expertise with commercial test generation tools for large complex designs Strong fundamental knowledge of DFT techniques including JTAG, ATPG, test pattern translation, yield learning, logic diagnosis, scan compression, IEEE standards like IEEE 1149.1, 1500, and 1687.

Have a good understanding of MBIST and LBIST implementations Experience with Tessent Scan/ATPG flows Direct experience in silicon bring-up, debug, and validation of DFT features on ATE Experience with 7nm or smaller process nodes <span style